this is information on a product in full production. may 2013 docid15013 rev 3 1/19 19 STG4160 low voltage 0.5 ? single spdt switch with break-before-make feature and 15 kv contact esd protection datasheet - production data features ? wide operating voltage range: v cc (opr.) = 1.65 to 4.8 v ? low power dissipation: i cc = 0.2 a (max.) at t a = 85 c ? low on-resistance: ?r on = 0.75 ? (t a = 25 c) at v cc = 2.25 v ?r on = 0.50 ? (t a = 25 c) at v cc = 3.0 v ?r on =0.40 ? (t a = 25 c) at v cc =4.3v ? separate supply voltage for switch and control pins ? latch-up performance exceeds 100 ma per jesd 78, class ii ? esd performance tested on common pin (d pin): ? 15 kv iec 61000-4-2 esd, contact discharge ? 8 kv hbm jesd22 a114-b class ii ? esd performance tested on s1 and s2 pin: 8 kv iec 61000-4-2 esd, contact discharge ? esd performance test on all other pins: ? 4 kv hbm (jesd22 a114-b class ii) ? 400 v machine model (jesd22 a115-a) ? 1500 v charged-device model (jesd22 c101) applications ? mobile phones description the STG4160 device is a high-speed cmos low voltage single analog spdt (single pole dual throw) switch or 2:1 mu ltiplexer/de multiplexer switch fabricated in silicon gate c 2 mos technology. it is designed to operate from 1.65 to 4.8 v, making this device ideal for portable applications. it offers low on-resistance (0.40 ? typ.) at v cc = 4.3 v. the sel inputs are provided to control the switches. the switch s1 is on (connected to the common port d) when the sel input is held high and off (high impedance state exists between the two ports) when the sel is held low. the switch s2 is on (connected to the common port d) when the sel input is held low and off (high impedance state exist between the two ports) when the sel is held high. additional key features are fast switching speed, break-before-make delay time and ultra power consumption. all inputs and outputs are equipped with protection circuits ag ainst static discharge, giving them esd immunity and transient excess voltage. flip chip 8 table 1. device summary order code package packing STG4160bjr flip chip 8 tape and reel www.st.com
contents STG4160 2/19 docid15013 rev 3 contents 1 pin settings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 1.1 pin connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 1.2 pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 2 logic diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 3 maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 4 electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 5 test circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 6 package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 7 package marking information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 8 revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
docid15013 rev 3 3/19 STG4160 pin settings 1 pin settings 1.1 pin connections figure 1. pin connections 1.2 pin description % x p s y l h z 7 r s y l h z 9 / * 1 ' 6 6 ( / 9 & |